package/mpp
1
0
Fork 0
mirror of https://github.com/nyanmisaka/mpp.git synced 2025-09-27 05:25:53 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

fix[sys_cfg]: Update hor align to 64 for 10bit and rga3 use case

Browse Source 
Signed-off-by: nyanmisaka <nst799610810@gmail.com>
This commit is contained in:
nyanmisaka
2025-05-23 22:56:05 +08:00
parent 0ceb674312
commit c5d53aa4bf
1 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
mpp/base/mpp_sys_cfg.c
View File

@@ -468,6 +468,7 @@ MPP_RET mpp_sys_dec_buf_chk_proc(MppSysDecBufChkCfg *cfg)
aligned_height = cfg->v_stride ? cfg->v_stride : aligned_height;
switch (type) {
case MPP_VIDEO_CodingAVC : /* ALIGN_64: for Hi10p/Hi422p + RGA3 use case */
case MPP_VIDEO_CodingHEVC : {
aligned_byte = mpp_sys_cfg_align(SYS_CFG_ALIGN_64, aligned_pixel_byte);
} break;
@@ -479,8 +480,8 @@ MPP_RET mpp_sys_dec_buf_chk_proc(MppSysDecBufChkCfg *cfg)
aligned_byte = mpp_sys_cfg_align(SYS_CFG_ALIGN_256_ODD, aligned_pixel_byte);
} break;
case MPP_VIDEO_CodingAV1 : {
if (soc_type == ROCKCHIP_SOC_RK3588)
aligned_byte = mpp_sys_cfg_align(SYS_CFG_ALIGN_16, aligned_pixel_byte);
if (soc_type == ROCKCHIP_SOC_RK3588) /* ALIGN_64: for 10bit Main + RGA3 use case */
aligned_byte = mpp_sys_cfg_align(SYS_CFG_ALIGN_64, aligned_pixel_byte);
else
aligned_byte = mpp_sys_cfg_align(SYS_CFG_ALIGN_128, aligned_pixel_byte);
} break;
@@ -494,7 +495,7 @@ MPP_RET mpp_sys_dec_buf_chk_proc(MppSysDecBufChkCfg *cfg)
* NOTE: rk3576 use 128 odd plus 64 for all non jpeg format
* all the other socs use 256 odd on larger than 1080p
*/
if ((aligned_byte > 1920 || soc_type == ROCKCHIP_SOC_RK3576)
if (((aligned_byte * 8 / depth) > 1920 || soc_type == ROCKCHIP_SOC_RK3576)
&& type != MPP_VIDEO_CodingMJPEG) {
rk_s32 update = 0;