package/mpp
1
0
Fork 0
mirror of https://github.com/nyanmisaka/mpp.git synced 2025-10-08 02:20:06 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

[hal_vepu580]: Disable split on pass1 process

Browse Source 
The pass1 work flow MUST NOT output in slice lowdelay mode.

Signed-off-by: Herman Chen <herman.chen@rock-chips.com>
Change-Id: I26a6b7b90cec88829997ccee061cada6068bc462
This commit is contained in:
Herman Chen
2022-07-11 17:54:18 +08:00
parent 47cac796fe
commit 3d282d8200
2 changed files with 9 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
mpp/hal/rkenc/h264e/hal_h264e_vepu580.c
View File

@@ -695,8 +695,13 @@ static MPP_RET vepu580_h264e_save_pass1_patch(HalVepu580RegSet *regs, HalH264eVe
regs->reg_base.rfpw_h_addr = mpp_buffer_get_fd(ctx->buf_pass1); regs->reg_base.rfpw_h_addr = mpp_buffer_get_fd(ctx->buf_pass1);
regs->reg_base.rfpw_b_addr = regs->reg_base.rfpw_h_addr; regs->reg_base.rfpw_b_addr = regs->reg_base.rfpw_h_addr;
regs->reg_base.enc_pic.rec_fbc_dis = 1; regs->reg_base.enc_pic.rec_fbc_dis = 1;
mpp_dev_multi_offset_update(ctx->offsets, 164, width_align * height_align); mpp_dev_multi_offset_update(ctx->offsets, 164, width_align * height_align);
/* NOTE: disable split to avoid lowdelay slice output */
regs->reg_base.sli_splt.sli_splt = 0;
regs->reg_base.enc_pic.slen_fifo = 0;
return MPP_OK; return MPP_OK;
} }

4
mpp/hal/rkenc/h265e/hal_h265e_vepu580.c
View File

@@ -2202,6 +2202,10 @@ static MPP_RET vepu580_h265e_save_pass1_patch(H265eV580RegSet *regs, H265eV580Ha
mpp_dev_multi_offset_update(ctx->reg_cfg, 164, width_align * height); mpp_dev_multi_offset_update(ctx->reg_cfg, 164, width_align * height);
/* NOTE: disable split to avoid lowdelay slice output */
regs->reg_base.reg0216_sli_splt.sli_splt = 0;
regs->reg_base.reg0192_enc_pic.slen_fifo = 0;
return MPP_OK; return MPP_OK;
} }