mirror of
https://github.com/goplus/llgo.git
synced 2025-09-26 19:51:21 +08:00
27 lines
703 B
Plaintext
27 lines
703 B
Plaintext
# See "System Structure and Address Mapping" figure at
|
|
# https://www.espressif.com/sites/default/files/documentation/esp32-c3_technical_reference_manual_en.pdf
|
|
|
|
ICACHE_SIZE = 0x4000;
|
|
# Skip possible ICACHE area
|
|
IRAM_START_ADDRESS = 0x4037C000 + ICACHE_SIZE;
|
|
IRAM_LEN = 0x64000 - ICACHE_SIZE;
|
|
|
|
DRAM_START_ADDRESS = 0x3FC80000;
|
|
DRAM_LEN = 0x40000;
|
|
|
|
CPU_FREQUENCY = 20000000;
|
|
UART0_BAUD = 115200;
|
|
|
|
UART0_CLKDIV_REG = 0x60000014;
|
|
UART0_CLKDIV_VAL = CPU_FREQUENCY / UART0_BAUD;
|
|
UART0_STATUS = 0x6000001C;
|
|
UART0_TX_ADDR = 0x60000000;
|
|
|
|
MEMORY
|
|
{
|
|
iram_seg (RX) : org = IRAM_START_ADDRESS, len = IRAM_LEN
|
|
dram_seg (RW) : org = DRAM_START_ADDRESS, len = DRAM_LEN
|
|
}
|
|
|
|
INCLUDE "targets/esp32-riscv.app.elf.ld";
|