package/mpp
1
0
Fork 0
mirror of https://github.com/nyanmisaka/mpp.git synced 2025-10-05 17:16:50 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

feat[mpp_enc_cfg]: Merge enc cfgs from mpp_interface

Browse Source 
Change-Id: Ie08d9a26129096634b61fe60a10517efe0807180
Signed-off-by: Yandong Lin <yandong.lin@rock-chips.com>
This commit is contained in:
Yandong Lin
2024-12-31 11:02:47 +08:00
committed by Herman Chen
parent e1621412d0
commit e447e0763e
4 changed files with 160 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

112
inc/rk_venc_cmd.h
View File

@@ -418,6 +418,7 @@ typedef struct MppEncRcCfg_t {
RK_S32 fqp_max_i;
RK_S32 fqp_max_p;
RK_S32 cu_qp_delta_depth;
RK_S32 mt_st_swth_frm_qp;
RK_S32 hier_qp_en;
RK_S32 hier_qp_delta[4];
@@ -444,6 +445,10 @@ typedef enum MppEncHwCfgChange_e {
MPP_ENC_HW_CFG_CHANGE_QBIAS_I = (1 << 10),
MPP_ENC_HW_CFG_CHANGE_QBIAS_P = (1 << 11),
MPP_ENC_HW_CFG_CHANGE_QBIAS_EN = (1 << 12),
MPP_ENC_HW_CFG_CHANGE_AQ_RNGE_ARR = (1 << 13),
MPP_ENC_HW_CFG_CHANGE_QBIAS_ARR = (1 << 14),
MPP_ENC_HW_CFG_CHANGE_FLT_STR_I = (1 << 15),
MPP_ENC_HW_CFG_CHANGE_FLT_STR_P = (1 << 16),
MPP_ENC_HW_CFG_CHANGE_ALL = (0xFFFFFFFF),
} MppEncHwCfgChange;
@@ -462,6 +467,8 @@ typedef struct MppEncHwCfg_t {
RK_S32 qbias_i;
RK_S32 qbias_p;
RK_S32 qbias_en;
RK_S32 flt_str_i;
RK_S32 flt_str_p;
RK_U32 aq_thrd_i[16];
RK_U32 aq_thrd_p[16];
RK_S32 aq_step_i[16];
@@ -498,6 +505,19 @@ typedef struct MppEncHwCfg_t {
RK_S32 skip_bias_en;
RK_S32 skip_sad;
RK_S32 skip_bias;
/* vepu500
* 0-2: I frame thd; 3-6: I frame bias
* 7-9: P frame thd; 10-13: I block bias of P frame
* 14-17: P block bias of P frame
*/
RK_S32 qbias_arr[18];
/* vepu500
* 0: aq16_range; 1: aq32_range; 2: aq8_range
* 3: aq16_diff0; 4: aq16_diff1
* 0 ~ 4 for I frame, 5 ~ 9 for P frame
*/
RK_S32 aq_rnge_arr[10];
} MppEncHwCfg;
/*
@@ -568,6 +588,8 @@ typedef struct MppEncPrepCfg_t {
RK_S32 height;
RK_S32 hor_stride;
RK_S32 ver_stride;
RK_S32 max_width;
RK_S32 max_height;
/*
* Mpp encoder input/output color config
@@ -1031,14 +1053,12 @@ typedef struct MppEncH265CuCfg_t {
RK_U32 strong_intra_smoothing_enabled_flag; /*INTRA_SMOOTH*/
RK_U32 pcm_enabled_flag; /*default: 0, enable ipcm*/
RK_U32 pcm_loop_filter_disabled_flag;
} MppEncH265CuCfg;
typedef struct MppEncH265RefCfg_t {
RK_U32 num_lt_ref_pic; /*default: 0*/
} MppEncH265RefCfg;
typedef struct MppEncH265DblkCfg_t {
RK_U32 slice_deblocking_filter_disabled_flag; /* default value: 0. {0,1} */
RK_S32 slice_beta_offset_div2; /* default value: 0. [-6,+6] */
@@ -1293,6 +1313,12 @@ typedef struct MppEncROICfg_t {
MppEncROIRegion *regions; /**< ROI parameters */
} MppEncROICfg;
typedef struct MppEncROICfg0_t {
RK_U32 change; /**< change flag */
RK_U32 number; /**< ROI rectangle number */
MppEncROIRegion regions[8]; /**< ROI parameters */
} MppEncROICfgLegacy;
/**
* @brief Mpp ROI parameter for vepu54x / vepu58x
* @note These encoders have more complex roi configure structure.
@@ -1410,6 +1436,66 @@ typedef struct MppEncOSDData2_t {
MppEncOSDRegion2 region[8];
} MppEncOSDData2;
/* kmpp osd configure */
typedef struct MppOsdBuf_t {
RK_S32 fd;
void *buf;
} MppOsdBuf;
typedef struct EncOSDInvCfg_t {
RK_U32 yg_inv_en;
RK_U32 uvrb_inv_en;
RK_U32 alpha_inv_en;
RK_U32 inv_sel;
RK_U32 uv_sw_inv_en;
RK_U32 inv_size;
RK_U32 inv_stride;
MppOsdBuf inv_buf;
} EncOSDInvCfg;
typedef struct EncOSDAlphaCfg_t {
RK_U32 alpha_swap;
RK_U32 bg_alpha;
RK_U32 fg_alpha;
RK_U32 fg_alpha_sel;
} EncOSDAlphaCfg;
typedef struct EncOSDQpCfg_t {
RK_U32 qp_adj_en;
RK_U32 qp_adj_sel;
RK_S32 qp;
RK_U32 qp_max;
RK_U32 qp_min;
RK_U32 qp_prj;
} EncOSDQpCfg;
typedef struct MppEncOSDRegion3_t {
RK_U32 enable;
RK_U32 range_trns_en;
RK_U32 range_trns_sel;
RK_U32 fmt;
RK_U32 rbuv_swap;
RK_U32 lt_x;
RK_U32 lt_y;
RK_U32 rb_x;
RK_U32 rb_y;
RK_U32 stride;
RK_U32 ch_ds_mode;
RK_U32 osd_endn;
EncOSDInvCfg inv_cfg;
EncOSDAlphaCfg alpha_cfg;
EncOSDQpCfg qp_cfg;
MppOsdBuf osd_buf;
RK_U8 lut[8]; //vuy vuy alpha
} MppEncOSDRegion3;
typedef struct MppEncOSDData3_t {
RK_U32 change;
RK_U32 num_region;
MppEncOSDRegion3 region[8];
} MppEncOSDData3;
/* kmpp osd configure end */
typedef struct MppEncUserData_t {
RK_U32 len;
void *pdata;
@@ -1429,6 +1515,7 @@ typedef struct MppEncUserDataSet_t {
typedef enum MppEncSceneMode_e {
MPP_ENC_SCENE_MODE_DEFAULT,
MPP_ENC_SCENE_MODE_IPC,
MPP_ENC_SCENE_MODE_IPC_PTZ,
MPP_ENC_SCENE_MODE_BUTT,
} MppEncSceneMode;
@@ -1446,7 +1533,16 @@ typedef enum MppEncFineTuneCfgChange_e {
MPP_ENC_TUNE_CFG_CHANGE_SAO_STR_I = (1 << 10),
MPP_ENC_TUNE_CFG_CHANGE_SAO_STR_P = (1 << 11),
MPP_ENC_TUNE_CFG_CHANGE_RC_CONTAINER = (1 << 13),
MPP_ENC_TUNE_CFG_CHANGE_VMAF_OPT = (1 << 14)
MPP_ENC_TUNE_CFG_CHANGE_VMAF_OPT = (1 << 14),
MPP_ENC_TUNE_CFG_CHANGE_MOTION_STATIC_SWITCH_ENABLE = (1 << 15),
MPP_ENC_TUNE_CFG_CHANGE_ATR_STR = (1 << 16),
MPP_ENC_TUNE_CFG_CHANGE_ATF_STR = (1 << 17),
MPP_ENC_TUNE_CFG_CHANGE_LGT_CHG_LVL = (1 << 18),
MPP_ENC_TUNE_CFG_CHANGE_STATIC_FRM_NUM = (1 << 19),
MPP_ENC_TUNE_CFG_CHANGE_MADP16_TH = (1 << 20),
MPP_ENC_TUNE_CFG_CHANGE_SKIP16_WGT = (1 << 21),
MPP_ENC_TUNE_CFG_CHANGE_SKIP32_WGT = (1 << 22),
MPP_ENC_TUNE_CFG_CHANGE_ALL = (0xFFFFFFFF),
} MppEncFineTuneCfgChange;
typedef struct MppEncFineTuneCfg_t {
@@ -1465,6 +1561,16 @@ typedef struct MppEncFineTuneCfg_t {
RK_S32 sao_str_p; /* anti blur */
RK_S32 rc_container;
RK_S32 vmaf_opt;
RK_S32 motion_static_switch_enable;
RK_S32 atr_str;/* maybe use atr_str_i/p */
RK_S32 atf_str;
/* vepu500 only */
RK_S32 lgt_chg_lvl; /* light change level, [0, 3] */
RK_S32 static_frm_num; /* static frame number, [0, 7] */
RK_S32 madp16_th; /* madp threshold for static block detection, [0, 63] */
RK_S32 skip16_wgt; /* weight for skip16, 0 or [3, 8] */
RK_S32 skip32_wgt; /* weight for skip32, 0 or [3, 8] */
} MppEncFineTuneCfg;
#endif /*__RK_VENC_CMD_H__*/

24
inc/rk_venc_ref.h
View File

@@ -213,6 +213,30 @@ typedef struct MppEncRefPreset_t {
typedef void* MppEncRefCfg;
/* for kmpp enc ref cfg */
typedef enum MppEncRefCfgMode_e {
REF_IPPP,
REF_TSVC1,
REF_TSVC2,
REF_TSVC3,
REF_VI,
REF_HIR_SKIP,
REF_BUTT,
} MppEncRefCfgMode;
typedef struct MppEncRefParam_t {
MppEncRefCfgMode cfg_mode;
RK_S32 gop_len;
/*used for smartp ref*/
RK_S32 vi_len;
/*used for skip reg*/
RK_U32 base_N;
RK_U32 enh_M;
RK_U32 pre_en;
} MppEncRefParam;
#ifdef __cplusplus
extern "C" {
#endif

17
mpp/base/mpp_enc_cfg.cpp
View File

@@ -140,9 +140,12 @@ public:
ENTRY(rc, fqp_max_i, S32, MPP_ENC_RC_CFG_CHANGE_FQP, rc, fqp_max_i) \
ENTRY(rc, fqp_max_p, S32, MPP_ENC_RC_CFG_CHANGE_FQP, rc, fqp_max_p) \
ENTRY(rc, cu_qp_delta_depth, S32, MPP_ENC_RC_CFG_CHANGE_QPDD, rc, cu_qp_delta_depth) \
ENTRY(rc, mt_st_swth_frm_qp, S32, MPP_ENC_RC_CFG_CHANGE_FQP, rc, mt_st_swth_frm_qp) \
/* prep config */ \
ENTRY(prep, width, S32, MPP_ENC_PREP_CFG_CHANGE_INPUT, prep, width) \
ENTRY(prep, height, S32, MPP_ENC_PREP_CFG_CHANGE_INPUT, prep, height) \
ENTRY(prep, max_width, S32, MPP_ENC_PREP_CFG_CHANGE_INPUT, prep, max_width) \
ENTRY(prep, max_height, S32, MPP_ENC_PREP_CFG_CHANGE_INPUT, prep, max_height) \
ENTRY(prep, hor_stride, S32, MPP_ENC_PREP_CFG_CHANGE_INPUT, prep, hor_stride) \
ENTRY(prep, ver_stride, S32, MPP_ENC_PREP_CFG_CHANGE_INPUT, prep, ver_stride) \
ENTRY(prep, format, S32, MPP_ENC_PREP_CFG_CHANGE_FORMAT, prep, format) \
@@ -248,6 +251,7 @@ public:
ENTRY(hw, aq_step_i, St, MPP_ENC_HW_CFG_CHANGE_AQ_STEP_I, hw, aq_step_i) \
ENTRY(hw, aq_step_p, St, MPP_ENC_HW_CFG_CHANGE_AQ_STEP_P, hw, aq_step_p) \
ENTRY(hw, mb_rc_disable, S32, MPP_ENC_HW_CFG_CHANGE_MB_RC, hw, mb_rc_disable) \
ENTRY(hw, aq_rnge_arr, St, MPP_ENC_HW_CFG_CHANGE_AQ_RNGE_ARR, hw, aq_rnge_arr) \
ENTRY(hw, mode_bias, St, MPP_ENC_HW_CFG_CHANGE_CU_MODE_BIAS, hw, mode_bias) \
ENTRY(hw, skip_bias_en, S32, MPP_ENC_HW_CFG_CHANGE_CU_SKIP_BIAS, hw, skip_bias_en) \
ENTRY(hw, skip_sad, S32, MPP_ENC_HW_CFG_CHANGE_CU_SKIP_BIAS, hw, skip_sad) \
@@ -255,6 +259,9 @@ public:
ENTRY(hw, qbias_i, S32, MPP_ENC_HW_CFG_CHANGE_QBIAS_I, hw, qbias_i) \
ENTRY(hw, qbias_p, S32, MPP_ENC_HW_CFG_CHANGE_QBIAS_P, hw, qbias_p) \
ENTRY(hw, qbias_en, S32, MPP_ENC_HW_CFG_CHANGE_QBIAS_EN, hw, qbias_en) \
ENTRY(hw, qbias_arr, St, MPP_ENC_HW_CFG_CHANGE_QBIAS_ARR, hw, qbias_arr) \
ENTRY(hw, flt_str_i, S32, MPP_ENC_HW_CFG_CHANGE_FLT_STR_I, hw, flt_str_i) \
ENTRY(hw, flt_str_p, S32, MPP_ENC_HW_CFG_CHANGE_FLT_STR_P, hw, flt_str_p) \
/* quality fine tuning config */ \
ENTRY(tune, scene_mode, S32, MPP_ENC_TUNE_CFG_CHANGE_SCENE_MODE, tune, scene_mode) \
ENTRY(tune, deblur_en, S32, MPP_ENC_TUNE_CFG_CHANGE_DEBLUR_EN, tune, deblur_en) \
@@ -268,7 +275,15 @@ public:
ENTRY(tune, sao_str_i, S32, MPP_ENC_TUNE_CFG_CHANGE_SAO_STR_I, tune, sao_str_i) \
ENTRY(tune, sao_str_p, S32, MPP_ENC_TUNE_CFG_CHANGE_SAO_STR_P, tune, sao_str_p) \
ENTRY(tune, rc_container, S32, MPP_ENC_TUNE_CFG_CHANGE_RC_CONTAINER, tune, rc_container) \
ENTRY(tune, vmaf_opt, S32, MPP_ENC_TUNE_CFG_CHANGE_VMAF_OPT, tune, vmaf_opt)
ENTRY(tune, vmaf_opt, S32, MPP_ENC_TUNE_CFG_CHANGE_VMAF_OPT, tune, vmaf_opt) \
ENTRY(tune, motion_static_switch_enable, S32, MPP_ENC_TUNE_CFG_CHANGE_MOTION_STATIC_SWITCH_ENABLE, tune, motion_static_switch_enable) \
ENTRY(tune, atr_str, S32, MPP_ENC_TUNE_CFG_CHANGE_ATR_STR, tune, atr_str) \
ENTRY(tune, atf_str, S32, MPP_ENC_TUNE_CFG_CHANGE_ATF_STR, tune, atf_str) \
ENTRY(tune, lgt_chg_lvl, S32, MPP_ENC_TUNE_CFG_CHANGE_LGT_CHG_LVL, tune, lgt_chg_lvl) \
ENTRY(tune, static_frm_num, S32, MPP_ENC_TUNE_CFG_CHANGE_STATIC_FRM_NUM, tune, static_frm_num) \
ENTRY(tune, madp16_th, S32, MPP_ENC_TUNE_CFG_CHANGE_MADP16_TH, tune, madp16_th) \
ENTRY(tune, skip16_wgt, S32, MPP_ENC_TUNE_CFG_CHANGE_SKIP16_WGT, tune, skip16_wgt) \
ENTRY(tune, skip32_wgt, S32, MPP_ENC_TUNE_CFG_CHANGE_SKIP32_WGT, tune, skip32_wgt)
MppEncCfgService::MppEncCfgService() :
mTrie(NULL)

8
mpp/inc/mpp_enc_cfg.h
View File

@@ -43,9 +43,17 @@ typedef struct MppEncCfgSet_t {
MppEncSliceSplit split;
MppEncRefCfg ref_cfg;
union {
MppEncROICfg roi;
/* for kmpp venc roi */
MppEncROICfgLegacy roi_legacy;
};
/* for kmpp venc osd */
MppEncOSDData3 osd;
MppEncOSDPltCfg plt_cfg;
MppEncOSDPlt plt_data;
/* for kmpp venc ref */
MppEncRefParam ref_param;
// quality fine tuning config
MppEncFineTuneCfg tune;